Part Number Hot Search : 
SM401 34050 PJ20168H AP2305AN PCA4687B A4470 ASWR03 104M250
Product Description
Full Text Search
 

To Download MC100E336-D Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ? semiconductor components industries, llc, 2002 january, 2002 rev. 0 1 publication order number: mc100e336/d mc100e336 5vecl 3bit registered bus transceiver the mc100e336 contains three bus transceivers with both transmit and receive registers. the bus outputs (bus0 bus2 ) are specified for driving a 25 w bus; the receive outputs (q0 q2) are specified for 50 w . the bus outputs feature a normal high level (v oh ) and a cutoff low level when low, the outputs go to 2.0 v and the output emitter-follower is aoffo, presenting a high impedance to the bus. the bus outputs also feature edge slow-down capacitors. the transmit enable pins (ten) control whether current data is held in the transmit register, or new data is loaded from the a/b inputs. a low on both of the bus enable inputs (busen), when clocked through the register, disables the bus outputs to 2.0 v. the receiver section clocks bus data into the receive registers, after gating with the receive enable (rxen ) input. all registers are clocked by a positive transition of clk1 or clk2 (or both). additional leadframe grounding is provided through the ground pins (gnd) which should be connected to 0 v. the gnd pins are not electrically connected to the chip. the 100 series contains temperature compensation. ? 25 w cutoff bus outputs ? 50 w receiver outputs ? transmit and receive registers ? 1500 ps max. clock to bus ? 1000 ps max. clock to q ? bus outputs feature internal edge slow-down capacitors ? additional package ground pins ? pecl mode operating range: v cc = 4.2 v to 5.7 v with v ee = 0 v ? necl mode operating range: v cc = 0 v with v ee = 4.2 v to 5.7 v ? internal input pulldown resistors ? esd protection: > 1 kv hbm, > 75 v mm ? meets or exceeds jedec spec eia/jesd78 ic latchup test ? moisture sensitivity level 1 for additional information, see application note and8003/d ? flammability rating: ul 94 code v0 @ 1/8 , oxygen index 28 to 34 ? transistor count = 430 devices http://onsemi.com device package shipping ordering information mc100e336fn plcc28 37 units/rail mc100e336fnr2 plcc28 500 units/reel marking diagram a = assembly location wl = wafer lot yy = year ww = work week plcc28 fn suffix case 776 mc100e336fn awlyyww 1 28
mc100e336 http://onsemi.com 2 pin description pin function ten1, ten2 ecl transit enable a0a2 ecl data inputs a b0b2 ecl data inputs b q0q1 ecl output busen1, busen2 ecl bus enables bus0 bus2 ecl bus outputs rxen ecl receive enable clk1, clk2 ecl clock input v cc , v cco positive supply v ee negative supply gnd ground nc no connect figure 2. logic diagram a 0 b 0 a 1 b 1 a 2 b 2 ten1 ten2 rxen busen1 busen2 clk1 clk2 d d d d d d d q q q q q q q 0 0 0 1 1 1 bus0 bus1 bus2 50 w 50 w 50 w 25 w cutoff 25 w cutoff 25 w cutoff q 0 q 1 q 2 busen1 busen2 rxen v ee clk1 clk2 a 0 26 27 28 2 3 4 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 567 8910 ten2 ten1 b 2 a 2 nc v cco q 2 gnd bus2 v cc q 1 v cco bus1 gnd b 0 a 1 b 1 v cco bus0 gnd q 0 1 pinout: 28-lead plcc (top view) * all v cc and v cco pins are tied together on the die. figure 1. pinout diagram warning: all v cc , v cco , and v ee pins must be externally connected to power supply to guarantee proper operation.
mc100e336 http://onsemi.com 3 maximum ratings (note 1) symbol parameter condition 1 condition 2 rating units v cc pecl mode power supply v ee = 0 v 8 v v ee necl mode power supply v cc = 0 v 8 v v i pecl mode input voltage v ee = 0 v v i v cc 6 v i c ode u o age necl mode input voltage ee 0 v cc = 0 v i cc v i v ee 6 6 v i out output current continuous surge 50 100 ma ma ta operating temperature range 0 to +85 c t stg storage temperature range 65 to +150 c q ja thermal resistance (junctiontoambient) 0 lfpm 500 lfpm 28 plcc 28 plcc 63.5 43.5 c/w c/w q jc thermal resistance (junctiontocase) std bd 28 plcc 22 to 26 c/w v ee pecl operating range necl operating range 4.2 to 5.7 5.7 to 4.2 v v t sol wave solder < 2 to 3 sec @ 248 c 265 c 1. maximum ratings are those values beyond which device damage may occur. 100e series pecl dc characteristics v ccx = 5.0 v; v ee = 0.0 v (note 2) 0 c 25 c 85 c symbol characteristic min typ max min typ max min typ max unit i ee power supply current 125 150 125 150 144 173 ma v oh output high voltage (note 3) 3975 4050 4120 3975 4050 4120 3975 4050 4120 mv v ol output low voltage (note 3) 3190 3295 3380 3190 3255 3380 3190 3260 3380 mv v ih input high voltage 3835 4050 4120 3835 4120 4120 3835 4120 4120 mv v il input low voltage 3190 3300 3525 3190 3525 3525 3190 3525 3525 mv v cut cut-off output voltage (note 3) 2.9 2.97 2.9 2.97 2.9 2.97 v i ih input high current rxen all other inputs 225 150 225 150 225 150 m a i il input low current 0.5 0.3 0.5 0.25 0.5 0.2 m a note: devices are designed to meet the dc specifications shown in the above table, after thermal equilibrium has been establishe d. the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. 2. input and output parameters vary 1:1 with v cc . v ee can vary +0.46 v / 0.8 v. 3. outputs are terminated through a 50 w resistor to v cc 2.10 v. 100e series necl dc characteristics v ccx = 0.0 v; v ee = 5.0 v (note 4) 0 c 25 c 85 c symbol characteristic min typ max min typ max min typ max unit i ee power supply current 125 150 125 150 144 173 ma v oh output high voltage (note 5) 1025 950 880 1025 950 880 1025 950 880 mv v ol output low voltage (note 5) 1810 1705 1620 1810 1745 1620 1810 1740 1620 mv v ih input high voltage 1165 950 880 1165 880 880 1165 880 880 mv v il input low voltage 1810 1700 1475 1810 1475 1475 1810 1475 1475 mv v cut cut-off output voltage (note 3) 2.9 2.97 2.9 2.97 2.9 2.97 v i ih input high current rxen all other inputs 225 150 225 1502 225 150 m a i il input low current 0.5 0.3 0.5 0.25 0.5 0.2 m a note: devices are designed to meet the dc specifications shown in the above table, after thermal equilibrium has been establishe d. the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. 4. input and output parameters vary 1:1 with v cc . v ee can vary +0.46 v / 0.8 v. 5. outputs are terminated through a 50 w resistor to v cc 2.10 v.
mc100e336 http://onsemi.com 4 ac characteristics v ccx = 5.0 v; v ee = 0.0 v or v ccx = 0.0 v; v ee = 5.0 v (note 6) 0 c 25 c 85 c symbol characteristic min typ max min typ max min typ max unit f max maximum toggle frequency tbd tbd tbd ghz t plh propagation delay to output ps t phl clk to q 500 700 100 500 700 1000 500 700 1000 clk to bus 825 1250 1800 825 1250 1800 825 1250 1800 t s setup time ps bus , rxen 150 150 150 150 150 150 busen 100 200 100 200 100 200 a, b data 300 50 300 50 300 50 ten 450 150 450 150 450 150 t h hold time ps bus , rxen 450 150 450 150 450 150 busen 500 200 500 200 500 200 a, b data 350 50 350 50 350 50 ten 200 150 200 150 200 150 t pw minimum pulse width ps clk 400 400 400 t jitter cycletocycle jitter tbd tbd tbd ps t r rise/fall times ps t f 20 - 80% (qn) 300 450 700 300 450 700 300 450 700 20 - 80% (busn rise) 500 800 1000 500 800 1000 500 800 1000 20 - 80% (busn fall) 300 500 800 300 500 800 300 500 800 6. 100 series: v ee can vary +0.46 v / 0.8 v. d d q q receiver device driver device 50 w 50 w v tt typical termination for output driver and device evaluation (see application note and8020 termination of ecl logic devices.) v tt = v cc 2.10 v
mc100e336 http://onsemi.com 5 resource reference of application notes an1404 eclinps circuit performance at nonstandard v ih levels an1405 ecl clock distribution techniques an1406 designing with pecl (ecl at +5.0 v) an1503 eclinps i/o spice modeling kit an1504 metastability and the eclinps family an1568 interfacing between lvds and ecl an1596 eclinps lite translator elt family spice i/o model kit an1650 using wireor ties in eclinps designs an1672 the ecl translator guide and8001 odd number counters design and8002 marking and date codes and8020 termination of ecl logic devices
mc100e336 http://onsemi.com 6 package dimensions plcc28 fn suffix plastic plcc package case 77602 issue e 0.007 (0.180) tl -m s n s m 0.007 (0.180) tl -m s n s m 0.007 (0.180) tl -m s n s m 0.010 (0.250) tl -m s n s s 0.007 (0.180) tl -m s n s m 0.010 (0.250) tl -m s n s s 0.007 (0.180) tl -m s n s m 0.007 (0.180) tl -m s n s m 0.004 (0.100) seating plane -t- 12.32 12.32 4.20 2.29 0.33 0.66 0.51 0.64 11.43 11.43 1.07 1.07 1.07 2 10.42 1.02 12.57 12.57 4.57 2.79 0.48 0.81 11.58 11.58 1.21 1.21 1.42 0.50 10 10.92  1.27 bsc a b c e f g h j k r u v w x y z g1 k1 min min max max inches millimeters dim notes: 1. datums l, m, and n determined where top of lead shoulder exits plastic body at mold parting line. 2. dim g1, true position to be measured at datum t, seating plane. 3. dim r and u do not include mold flash. allowable mold flash is 0.010 (0.250) per side. 4. dimensioning and tolerancing per ansi y14.5m, 1982. 5. controlling dimension: inch. 6. the package top may be smaller than the package bottom by up to 0.012 (0.300). dimensions r and u are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body. 7. dimension h does not include dambar protrusion or intrusion. the dambar protrusion(s) shall not cause the h dimension to be greater than 0.037 (0.940). the dambar intrusion(s) shall not cause the h dimension to be smaller than 0.025 (0.635). view s b u z g1 x view d-d h k f view s g c z a r e j 0.485 0.485 0.165 0.090 0.013 0.026 0.020 0.025 0.450 0.450 0.042 0.042 0.042 2 0.410 0.040 0.495 0.495 0.180 0.110 0.019 0.032 0.456 0.456 0.048 0.048 0.056 0.020 10 0.430  0.050 bsc -n- y brk d d w -m- -l- 28 1 v g1 k1
mc100e336 http://onsemi.com 7 notes
mc100e336 http://onsemi.com 8 on semiconductor and are trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to make changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. atypicalo parameters which may be provided in scill c data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body , or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthori zed use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. publication ordering information japan : on semiconductor, japan customer focus center 4321 nishigotanda, shinagawaku, tokyo, japan 1410031 phone : 81357402700 email : r14525@onsemi.com on semiconductor website : http://onsemi.com for additional information, please contact your local sales representative. mc100e336/d literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 3036752175 or 8003443860 toll free usa/canada fax : 3036752176 or 8003443867 toll free usa/canada email : onlit@hibbertco.com n. american technical support : 8002829855 toll free usa/canada


▲Up To Search▲   

 
Price & Availability of MC100E336-D

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X